Figure/Table detail

SM4 algorithm FPGA implementation and optimization with agile development
NIE Huaihao, HAN Yueping, LI Kexin
Integrated Circuits and Embedded Systems, 2024, 24(7): 80-84.  

Fig. 5 32-stage pipeline structure
Other figure/table from this article